

FIG. 1A (Prior Art)




FIG. 1B (Prior Art)




FIG. 2 (Prior Art)

Netlist Representation

FIG. 3A
(Prior Art)

Column 1 block	C1.R1	C2.R1	C64000.R1
Column 2 block	leaf	leaf	leaf
•	•	•	•
Col. 64000 block	302	306	306
.subckt block			
Row 1 ... leaf			
Row 2 ... leaf			
•	•	•	•
Row 512 ... leaf			
.end			

FIG. 3A
(Prior Art)

Physical Representation

ROOT (global)

C1	block	R1	R2	R512
		leaf	leaf	leaf
		R3	•	•
		leaf	leaf	leaf
		•	•	•
C3	block	R1	R2	R512
		leaf	leaf	leaf
		R3	•	•
		leaf	leaf	leaf
		•	•	•

FIG. 3C
(Prior Art)

Hierarchical Representation




FIG. 3D
(Prior Art)

FIG. 3B
(Prior Art)

C1.R512	C2.R512	C64000.R512
leaf	leaf	leaf
•	•	•
leaf	leaf	leaf

FIG. 3C
(Prior Art)




FIG. 4 (Prior Art)

Static Partitioning




FIG. 5 (Prior Art)




FIG. 6 (Prior Art)




FIG. 7




FIG. 8A




FIG. 8B

Leaf Circuit




FIG. 9A




FIG. 9B




FIG. 9C





FIG. 10A






FIG. 10C




FIG. 11

Loosely Coupled Leaf Circuits





FIG. 12A

FIG. 12B






FIG. 12C




FIG. 12D

Event Diagram




FIG. 13A




FIG. 13B




FIG. 13C





FIG. 14A



During Simulation When One Of The Sense Amplifiers Is Active
And The Column Driven By The Sense Amplifier Is Inactive

FIG. 14B




FIG. 14C During Simulation When One Of The Memory Leaf Circuits Driven By The Corresponding Active Sense Amplifier Is Active

FIG. 14C